Zobacz książki o podobnej tematyce

Więcej informacji o SystemVerilog for Verification

• Dane szczegółowe
• Opis
• Ulubione w innej kategorii

Za ten zakup dostaniesz 376 punkty

Opis

SystemVerilog for Verification, A Guide to Learning the Testbench Language Features, Third Edition, is an academic edition that covers all verification features of the SystemVerilog language, with hundreds of examples to clearly explain the concepts and basic fundamentals. Features are described in an overall context of how to verify a design, and the advantages and disadvantages are presented so the reader can choose between alternatives.§The authors describe verification methodology concepts such as callbacks, factories, and generators. This textbook will contain problems at the end of each chapter, and instructors will have access to exam problems, homework and exam solutions plus a set of PowerPoint slides suitable for a one semester class at the undergraduate or graduate level.§This new edition will have many improvements, much of them provided through feedback from hundreds of readers. Enhancements include discussions of UVM, revised code examples and enhanced descriptions.

Szczegóły książki

Kategoria Książki po angielsku Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Pełny tytuł: SystemVerilog for Verification
• Autor: Chris Spear
• Język: Angielski
• Oprawa: Twarda
• Liczba stron: 464
• EAN: 9781461407140
• ISBN: 1461407141
• ID: 01346712
• Wydawca: Springer-Verlag New York Inc.
• Waga: 930 g
• Wymiary: 241 × 167 × 34 mm
• Data wydania: 14. February 2012

Ulubione w innej kategorii

---

---

---