Kod: 01566042
This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedu ... więcej
61.92 €
Potrzebujesz więcej egzemplarzy?Jeżeli jesteś zainteresowany zakupem większej ilości egzemplarzy, skontaktuj się z nami, aby sprawdzić ich dostępność.
Za ten zakup dostaniesz 154 punkty
This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedure of trade-off analyses, several non-pipelined design alternatives for the well-known RISC architecture called DLX are analyzed quantitatively. It is formally proved that the interrupt mechanism proposed for the DLX architecture handles nested interrupts correctly.In an appendix all programs to compute the cost and cycle time of the designs described are listed in C code. Running these simple C programs on a PC is sufficient to verify the results presented. The book addresses design professionals and students in computer architecture.
Kategoria Książki po angielsku Computing & information technology Computer science Computer architecture & logic design
61.92 €
Osobní odběr Bratislava a 2642 dalších
Copyright ©2008-24 najlacnejsie-knihy.sk Wszelkie prawa zastrzeżonePrywatnieCookies
Nákupní košík ( prázdný )