Code: 06505237
Formal verification is a digital design method. This tutorial shows designers how to apply Formal Verification, along with hardware description languages like Verilog and VHDL, to solve real-world design problems. ... more
English
You get 320 loyalty points
Book synopsis
Formal verification is a digital design method. This tutorial shows designers how to apply Formal Verification, along with hardware description languages like Verilog and VHDL, to solve real-world design problems.
Book details
Book category Books in English Technology, engineering, agriculture Electronics & communications engineering Electronics engineering
132.30 €
English
Collection points Bratislava a 12868 dalších
Copyright ©2008-26 najlacnejsie-knihy.sk All rights reservedPrivacyCookies
25740 collection points
Delivery 2.99 €
02/210 210 99 (8-15.30h)Shopping cart ( Empty )