You might also like

More about Decoder Architectures for Low-Density Parity-Check Codes

• Book details
• Synopsis
• Trending among others

You get 121 loyalty points

Book synopsis

Recently, LDPC codes are considered for applications such as high-speed satellite and optical communications, the hard disk drives, and high- density flash memory based storage systems, which require that the codes are free of error-floor down to extremely low bit error rates. FPGAs are usually used to evaluate the error performance of codes. However, existing FPGA-based LDPC decoders fail to utilize the configurability and read-first mode of embedded memory in the FPGAs, and thus result in limited throughput and codes sizes. Four optimization techniques, i.e., vectorization, folding, message relocation, and circulant permutation matrix sharing, are proposed to improve the throughput, scalability, and efficiency of FPGA-based decoders. Using the above techniques, codes are shown to have no error-floor down to the BER of 10E-14. Also, it is very difficult to construct codes that do not exhibit an error floor down to 10E-15 or so. Without detailed knowledge of dominant trapping sets, a backtracking- based reconfigurable decoder is designed to lower the error floor of a family of structurally compatible quasi-cyclic LDPC codes by one to two orders of magnitudes.

Book details

Book category Books in English Technology, engineering, agriculture Energy technology & engineering Electrical engineering

• Full title: Decoder Architectures for Low-Density Parity-Check Codes
• Subtitle: Design and Implementation Towards Low Error Floor Performance
• Author: Xiaoheng Chen
• Language: English
• Binding: Paperback
• Number of pages: 120
• EAN: 9783639380071
• ISBN: 363938007X
• ID: 06844469
• Publisher: VDM Verlag
• Weight: 186 g
• Dimensions: 229 × 152 × 7 mm
• Date of publishing: 24. August 2011

Trending among others

---

---

---