Logic Design and Verification Using SystemVerilog (Revised) / Najlacnejšie knihy
Logic Design and Verification Using SystemVerilog (Revised)

Code: 17581064

Logic Design and Verification Using SystemVerilog (Revised)

by Donald Thomas

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate ar ... more

60.99

RRP: 65.59 €

You save 4.60 €


In stock at our supplier
Shipping in 9 - 15 days
Add to wishlist

You might also like

Give this book as a present today
  1. Order book and choose Gift Order.
  2. We will send you book gift voucher at once. You can give it out to anyone.
  3. Book will be send to donee, nothing more to care about.

Book gift voucher sampleRead more

More about Logic Design and Verification Using SystemVerilog (Revised)

You get 148 loyalty points

Book synopsis

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The ma

Book details

60.99

Trending among others



Collection points Bratislava a 12441 dalších

Copyright ©2008-26 najlacnejsie-knihy.sk All rights reservedPrivacyCookies


Account: Log in
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Shopping cart ( Empty )

For free shipping
shop for 59,99 € and more

You are here: