You might also like

More about Bare Metal Computing ARM & RISC Edition

• Book details
• Synopsis
• Trending among others

You get 86 loyalty points

Book synopsis

If you're still relying on operating systems, frameworks, and compilers to "handle the hard parts," you're not in control of your system-you're negotiating with it.

And negotiation fails under pressure.

This book is for engineers who want authority at the level where execution actually happens. Not API-level familiarity. Not library-level competence. Instruction-level control across ARM (AArch64) and RISC-V.

From the first instruction after reset to deterministic runtime behavior, you'll see exactly how modern systems are brought under control-and how to verify that control holds under real conditions.

No abstraction safety nets. No hand-waving. Just the mechanics of execution, memory, privilege, and timing, engineered correctly.

Most engineers never reach this layer. They depend on it-but they don't understand it. That gap is where systems fail, where performance is lost, and where debugging becomes guesswork.

This book closes that gap.

You'll learn how to design boot flows that actually execute as intended, configure memory systems and MMUs without undefined behavior, and build interrupt handling paths that are predictable-not "usually correct." You'll understand how ARM and RISC-V align, where they differ, and how to operate across both with precision.

And once you reach this level, something changes: you stop reacting to system behavior-you define it.

What this gives you, in real terms:

• The ability to bring up a system from reset without relying on opaque firmware or OS layers
• A working command of ARM and RISC-V at the instruction and privilege level
• Deterministic control over interrupts, timing, and scheduling under real constraints
• The skill to configure memory, page tables, and caches with confidence-not trial and error
• Direct integration of peripherals, DMA, and hardware subsystems without abstraction leaks
• A repeatable workflow for generating, inspecting, and validating machine-level behavior

This is not a broad overview. It is a shift in capability.

If you want to operate where systems actually run-and where most engineers cannot follow-this is the layer that matters.

Book details

• Full title: Bare Metal Computing ARM & RISC Edition
• Subtitle: Cross Architecture Instruction Level Engineering
• Author: Gareth Thomas
• Language: English
• Binding: Paperback
• Number of pages: 556
• EAN: 9798255028856
• ID: 51623971
• Publisher: Independently published
• Weight: 1274 g
• Dimensions: 280 × 216 × 29 mm
• Date of publishing: 05. April 2026

Trending among others

---

---

---