Code: 43416395
Guide to Computer Processor Architecture
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, mult ... more
56.87 €
RRP: 56.88 €
You save 0.01 €
In stock at our supplier
Shipping in 10 - 18 days
Add to wishlist
You might also like
Give this book as a present today
- Order book and choose Gift Order.
- We will send you book gift voucher at once. You can give it out to anyone.
- Book will be send to donee, nothing more to care about.
Book gift voucher sampleRead more
More about Guide to Computer Processor Architecture
You get 138 loyalty points
Book synopsis
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).
Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Book details
- Full title: Guide to Computer Processor Architecture
- Subtitle: A RISC-V Approach, with High-Level Synthesis
- Author: Goossens Bernard Goossens
- Language:
English
- Binding: Paperback
- Number of pages: 466
- EAN: 9783031180248
- ID: 43416395
- Publisher: Springer Nature B.V.
- Weight: 649 g
- Dimensions: 234 × 156 mm
- Date of publishing: 26. January 2023
Trending among others