Capacitively Coupled Chip-To-Chip Interconnect Design / Najlacnejšie knihy
Capacitively Coupled Chip-To-Chip Interconnect Design

Kód: 06832815

Capacitively Coupled Chip-To-Chip Interconnect Design

Autor Lei Luo

I/O bandwidth in the Multi-Tb/s range is required for current and future high performance VLSI chips. This trend demands high-speed, high-density and low power I/Os. AC coupled interconnect (ACCI) has been demonstrated as a system ... celý popis

59.98

Bežne: 62.45 €

Ušetríte 2.47 €


U vydavateľa na objednávku
Odosielame za 17 - 27 dní
Pridať medzi želanie

Mohlo by sa vám tiež páčiť

Darčekový poukaz: Radosť zaručená
  1. Darujte poukaz v ľubovoľnej hodnote, a my sa postaráme o zvyšok.
  2. Poukaz sa vzťahuje na všetky produkty v našej ponuke.
  3. Elektronický poukaz si vytlačíte z e-mailu a môžete ho ihneď darovať.
  4. Platnosť poukazu je 12 mesiacov od dátumu vystavenia.

Objednať darčekový poukazViac informácií

Viac informácií o knihe Capacitively Coupled Chip-To-Chip Interconnect Design

Nákupom získate 145 bodov

Anotácia knihy

I/O bandwidth in the Multi-Tb/s range is required for current and future high performance VLSI chips. This trend demands high-speed, high-density and low power I/Os. AC coupled interconnect (ACCI) has been demonstrated as a systematic solution for providing higher pin density and lower power dissipation. ACCI utilizes non-contact capacitor plates as signal I/O which yields a much higher pin density than traditional solder bump I/O. ACCI saves significant power with pulse signaling. A test-chip with a complete capacitively coupled serial link is designed including: multi-phase DLL, serializer, transmitter, pulse receiver, clock and data recovery and deserializer. A 3Gb/s ACCI chip-to-chip communication is demonstrated through two 150fF coupling capacitors and a 15 cm microstrip line. A fully differential pulse receiver design is also demonstrated with 6-bit bus running at an aggregate bandwidth of 36Gb/s. Signal integrity issues associated with the ACCI bus, such as crosstalk and switching noise, are discussed. Simulation results demonstrate that higher data rates over ACCI channels can be achieved with more advanced CMOS technologies.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer hardware

59.98

Obľúbené z iného súdka



Osobný odber Bratislava a 12790 dalších

Copyright ©2008-26 najlacnejsie-knihy.sk Všetky práva vyhradenéSúkromieCookies


Môj účet: Prihlásiť sa
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupný košík ( prázdny )

Vyzdvihnutie v Zásielkovni
zadarmo nad 59,99 €.

Nachádzate sa: