Mohlo by sa vám tiež páčiť

Viac informácií o knihe Design Framework and Methodology for Synthesis of Networks-On-Chip

• Parametre knihy
• Anotácia kniha
• Obľúbené z iného súdka

Nákupom získate 157 bodov

Anotácia knihy

With the increasing demands of today and tomorrow s applications, chips become communication dominated. Traditional bus-based architectures are struggling because they cannot scale to application demands. New architectural paradigms were developed to cope with communication demands, called Networks-on-Chips (NoC). NoC are micro networks that are inspired from general networks and which solve the scalability problem. Designers still have to cope with the complexity of systems and in order to meet the time-to-market constraint they need good design flows and tools to automate the design process of complex Multi Processor Systems-on-Chip (MPSoC). A method is presented to automate prototyping of NoCs on FPGAs. FPGA emulation was added to the back-end of the design flow as an alternative to full system simulation. The program designed to automate the generation of emulation platforms is discussed. Extensions to the front-end tool of the design flow that generates topologies from communication specifications are also presented. The tool was extended to generate topologies for 3D chips. The constraints necessary for this task and the results are discussed.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer hardware

• Celý názov: Design Framework and Methodology for Synthesis of Networks-On-Chip
• Podnázov: Synthesis of Networks-On-Chip on FPGA Platforms and 3D Integrated Chips
• Autor: Ciprian Seiculescu
• Jazyk: Angličtina
• Väzba: Brožovaná
• Počet strán: 80
• EAN: 9783639241655
• ISBN: 3639241657
• ID: 06831809
• Nakladateľ: VDM Verlag
• Hmotnosť: 127 g
• Rozmery: 229 × 152 × 5 mm
• Dátum vydania: 03. March 2010

Obľúbené z iného súdka

---

---

---