FIR Filter Using Adders Based On SPST Technique / Najlacnejšie knihy
FIR Filter Using Adders Based On SPST Technique

Kód: 16791352

FIR Filter Using Adders Based On SPST Technique

Autor Jagandeep Kaur, Nisha Charaya, Swarnalika Nagi

Finite impulse response (FIR) filter is basic component used in Digital Signal Processing application. Multiplier is one of the key components used in (FIR) but due to large number of multiplication its hardware gets complex. Desi ... celý popis

32.09

Bežne: 37.69 €

Ušetríte 5.60 €


Skladom u dodávateľa
Odosielame za 5 - 8 dní
Pridať medzi želanie

Mohlo by sa vám tiež páčiť

Darčekový poukaz: Radosť zaručená
  1. Darujte poukaz v ľubovoľnej hodnote, a my sa postaráme o zvyšok.
  2. Poukaz sa vzťahuje na všetky produkty v našej ponuke.
  3. Elektronický poukaz si vytlačíte z e-mailu a môžete ho ihneď darovať.
  4. Platnosť poukazu je 12 mesiacov od dátumu vystavenia.

Objednať darčekový poukazViac informácií

Viac informácií o knihe FIR Filter Using Adders Based On SPST Technique

Nákupom získate 78 bodov

Anotácia knihy

Finite impulse response (FIR) filter is basic component used in Digital Signal Processing application. Multiplier is one of the key components used in (FIR) but due to large number of multiplication its hardware gets complex. Design of high speed, low power multipliers is carried out to decrease propagation time and power dissipation of a processing system.Choosing the exact technique and implementing it make a big difference in power dissipation. To enhance speed many changes have been made over the existing booth algorithm. Existing design of Spurious Power Suppression Technique (SPST) based multipliers has been modified to reduce power dissipation and increase speed. Unwanted switching activities can be removed by using this technique. To attain this there are two ways to design a pre-computation unit i.e. by using registers and by using AND gate. Design of SPST based multiplier has been implemented on Xilinx 14.7 using Verilog HDL. Experimental results show that a SPST based multiplier achieved ~45% speed improvement and ~35% of reduction in power dissipation. This proposed multiplier has been used in FIR filter to achieve great extent of reduction in power dissipation.

Parametre knihy

32.09

Obľúbené z iného súdka



Osobný odber Bratislava a 12882 dalších

Copyright ©2008-26 najlacnejsie-knihy.sk Všetky práva vyhradenéSúkromieCookies


Môj účet: Prihlásiť sa
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupný košík ( prázdny )

Vyzdvihnutie v Zásielkovni
zadarmo nad 59,99 €.

Nachádzate sa: