High-Level System Modeling / Najlacnejšie knihy
High-Level System Modeling

Kód: 01398357

High-Level System Modeling

Autor Jean-Michel Bergé, Oz Levia, Jacques Rouillard

The process of modeling hardware involves a certain duality: a model may specify and represent the desires and constraints of the designer, or it may imitate something that already exists, and can end in simulation or documentatio ... celý popis

102.86

Bežne: 111.48 €

Ušetríte 8.62 €


Skladom u dodávateľa
Odosielame za 10 - 13 dní
Pridať medzi želanie

Mohlo by sa vám tiež páčiť

Darčekový poukaz: Radosť zaručená
  1. Darujte poukaz v ľubovoľnej hodnote, a my sa postaráme o zvyšok.
  2. Poukaz sa vzťahuje na všetky produkty v našej ponuke.
  3. Elektronický poukaz si vytlačíte z e-mailu a môžete ho ihneď darovať.
  4. Platnosť poukazu je 12 mesiacov od dátumu vystavenia.

Objednať darčekový poukazViac informácií

Viac informácií o knihe High-Level System Modeling

Nákupom získate 249 bodov

Anotácia knihy

The process of modeling hardware involves a certain duality: a model may specify and represent the desires and constraints of the designer, or it may imitate something that already exists, and can end in simulation or documentation. Surprisingly enough, one of the main qualities of a specification formalism is its ability to ignore issues that do not belong to this level. Such formalisms are obviously intended for the first stages of a design, but can also be used in the process of redesign. Having a proper level of description thus avoids two symmetric problems: Overspecification, which would introduce new instances of the hardware constraints that were only meaningful to the previous ones; Underspecification, which would lead to unnecessary work and sometimes to starting again from scratch. Pds. /LIST Pds. High-Level System Modeling: Specification Languages describes the state-of-the-art in specification formalisms in electronic design. The book provides an overview of object- oriented methodologies. It goes on to highlight several formalisms such as VSPEC, ESTELLE, SDL and LOTOS with methods that map their semantics to simulatable or synthesisable VHDL. Audience: The essential update for researchers, design engineers and technical managers working in design automation and circuit design.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer science Systems analysis & design

102.86

Obľúbené z iného súdka



Osobný odber Bratislava a 12820 dalších

Copyright ©2008-26 najlacnejsie-knihy.sk Všetky práva vyhradenéSúkromieCookies


Môj účet: Prihlásiť sa
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupný košík ( prázdny )

Vyzdvihnutie v Zásielkovni
zadarmo nad 59,99 €.

Nachádzate sa: