Software/Hardware Design and Implementation of JPEG CODEC on FPGA / Najlacnejšie knihy
Software/Hardware Design and Implementation of JPEG CODEC on FPGA

Kód: 06956101

Software/Hardware Design and Implementation of JPEG CODEC on FPGA

Autor Abdulkreem Mohameed, Ahlam Fadhil

Image compression is an important topic in commercial, industrial,and academic applications. In the first part of this research: a Modified JPEG (ModJPEG) by using Matlab7.6 program is proposed,the modification is focused on decre ... celý popis

60.04

Bežne: 62.52 €

Ušetríte 2.48 €


U vydavateľa na objednávku
Odosielame za 17 - 27 dní
Pridať medzi želanie

Mohlo by sa vám tiež páčiť

Darčekový poukaz: Radosť zaručená
  1. Darujte poukaz v ľubovoľnej hodnote, a my sa postaráme o zvyšok.
  2. Poukaz sa vzťahuje na všetky produkty v našej ponuke.
  3. Elektronický poukaz si vytlačíte z e-mailu a môžete ho ihneď darovať.
  4. Platnosť poukazu je 12 mesiacov od dátumu vystavenia.

Objednať darčekový poukazViac informácií

Viac informácií o knihe Software/Hardware Design and Implementation of JPEG CODEC on FPGA

Nákupom získate 145 bodov

Anotácia knihy

Image compression is an important topic in commercial, industrial,and academic applications. In the first part of this research: a Modified JPEG (ModJPEG) by using Matlab7.6 program is proposed,the modification is focused on decreasing the processing time required for execution while increasing both compression ratio and PSNR. The proposed algorithm uses the inter pixel redundancy as a factor for decreasing the number of operations required to compress and decompress images. The simulation results show that the ModJPEG algorithm can process a (256x 256) color image in a reduced processing time (more than 40%) compared to the conventional algorithm and by more resilience with higher compression ratio. In the second part: this thesis presents the design and performance measurement of the hardware JPEG CODEC (compressors and decompressor). The designed architecture is modeled using VHDL language and implemented on Spartan-3E FPGA chip through ISE10.1 program as a target technique to encodes and decodes colored as well gray image formats. The design exploits the pipeline architecture for high throughput.

Parametre knihy

60.04

Obľúbené z iného súdka



Osobný odber Bratislava a 12542 dalších

Copyright ©2008-26 najlacnejsie-knihy.sk Všetky práva vyhradenéSúkromieCookies


Môj účet: Prihlásiť sa
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupný košík ( prázdny )

Vyzdvihnutie v Zásielkovni
zadarmo nad 59,99 €.

Nachádzate sa: