Mohlo by sa vám tiež páčiť

Viac informácií o knihe System Level Design from HW/SW to Memory for Embedded Systems

• Parametre knihy
• Anotácia kniha
• Obľúbené z iného súdka

Nákupom získate 136 bodov

Anotácia knihy

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015. The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer science Artificial intelligence

• Celý názov: System Level Design from HW/SW to Memory for Embedded Systems
• Podnázov: 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6, 2015, Proceedings
• Autor: Marcelo Götz, Gunar Schirner, Marco Aurélio Wehrmeister, Mohammad Abdullah Al Faruque, Achim Rettberg
• Jazyk: Angličtina
• Väzba: Pevná
• Počet strán: 231
• EAN: 9783319900223
• ISBN: 3319900226
• ID: 19191300
• Nakladateľ: Springer International Publishing AG
• Hmotnosť: 535 g
• Rozmery: 235 × 155 × 18 mm
• Dátum vydania: 17. April 2018

Obľúbené z iného súdka

---

---

---