Mohlo by sa vám tiež páčiť

Viac informácií o knihe System-on-a-Chip Verification

• Parametre knihy
• Anotácia kniha
• Obľúbené z iného súdka

Nákupom získate 418 bodov

Anotácia knihy

System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application. System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter: §Explanation of the objective involved in performing verification after a given design step; §Features of options available; §When to use a particular option; §How to select an option; and §Limitations of the option. This exciting new book will be of interest to all designers and test professionals.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer science

• Celý názov: System-on-a-Chip Verification
• Podnázov: Methodology and Techniques
• Autor: Prakash Rashinkar, Peter Paterson, Leena Singh
• Jazyk: Angličtina
• Väzba: Pevná
• Počet strán: 372
• EAN: 9780792372790
• ISBN: 0792372794
• ID: 01396960
• Nakladateľ: Springer
• Hmotnosť: 796 g
• Rozmery: 243 × 164 × 29 mm
• Dátum vydania: 01. December 2000

Obľúbené z iného súdka

---

---

---