Techniques to Mitigate the Effects of Congenital Faults in Processors / Najlacnejšie knihy
Techniques to Mitigate the Effects of Congenital Faults in Processors

Kód: 06814184

Techniques to Mitigate the Effects of Congenital Faults in Processors

Autor Smruti Sarangi, Josep Torrellas

It is getting increasingly difficult to verify processors and guarantee subsequent reliable operation. The complexity of processors is rapidly increasing with every new generation, leading to an increase in the number of design de ... celý popis

76.30


Skladom u dodávateľa
Odosielame za 14 - 18 dní
Pridať medzi želanie

Mohlo by sa vám tiež páčiť

Darujte túto knihu ešte dnes
  1. Objednajte knihu a vyberte Zaslať ako darček.
  2. Obratom obdržíte darovací poukaz na knihu, ktorý môžete ihneď odovzdať obdarovanému.
  3. Knihu zašleme na adresu obdarovaného, o nič sa nestaráte.

Viac informácií

Viac informácií o knihe Techniques to Mitigate the Effects of Congenital Faults in Processors

Nákupom získate 188 bodov

Anotácia knihy

It is getting increasingly difficult to verify processors and guarantee subsequent reliable operation. The complexity of processors is rapidly increasing with every new generation, leading to an increase in the number of design defects, ie. logical bugs in RTL. Simultaneously, with every new generation, process variations are making it tougher to ensure timing closure, leading to an increased susceptibility to timing faults. In this thesis we characterize and propose solutions to mitigate the effects of such congenital faults. §We characterize RTL defects for 10 state of the art processors. Subsequently, we find common patterns and design an architecture to avoid such faults from manifesting. The process of testing for such defects is compounded by the fact that we have non-determinism in modern processors. We propose an architecture, CADRE, to remove most sources of non-determinism, and to allow of deterministic replay of faults.§To redress the problem of process variation we propose a model of how parameter variation affects timing errors. We design a fuzzy logic based architecture that tries to maximize performance in the face of timing errors due to process variation.

Parametre knihy

Zaradenie knihy Knihy po anglicky Computing & information technology Computer science

76.30

Obľúbené z iného súdka



Osobný odber Bratislava a 2642 dalších

Copyright ©2008-24 najlacnejsie-knihy.sk Všetky práva vyhradenéSúkromieCookies


Môj účet: Prihlásiť sa
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupný košík ( prázdny )

Vyzdvihnutie v Zásielkovni
zadarmo nad 59,99 €.

Nachádzate sa: